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Abstract − This paper reports a 130-nm CMOS programmable
cascade ΣΔ modulator for multistandard wireless terminals,
covering three standards: GSM, Bluetooth and UMTS. The
modulator is reconfigured at both architecture- and circuit-
level in order to adapt its performance to the different stand-
ard specifications with optimized power consumption. The
design of the building blocks is based upon a top-down CAD
methodology that combines simulation and statistical optimi-
zation at different levels of the system hierarchy. Transis-
tor-level simulations show correct operation for all standards,
featuring 13-bit, 11.3-bit and 9-bit effective resolution within
200-kHz, 1-MHz and 4-MHz bandwidth, respectively.†1
I. INTRODUCTION
The fourth generation (4G) of wireless communication
systems will make the convergence of services provided by
2G/3G cellular phones, wireless area networks and short-range
connectivity possible, giving rise to what has been called
always-best-connected systems [1][2]. In such systems, one of
the key blocks is the Analog-to-Digital Converter (ADC),
because of the different sampling rates and resolutions required
to handle the wide range of signals coming from each individ-
ual operation mode.
Sigma-Delta Modulators (ΣΔMs) are good candidates for
the implementation of ADCs in highly integrated multistandard
transceivers for the following reasons [3][4]:
• First, this type of ADCs trades analog accuracy by signal
processing (oversampling and quantization noise shaping),
thus making easier their integration in modern deep-sub-
micron VLSI technologies, more suited to implement fast
digital circuits than precise analog functions.
• Second, the robustness of ΣΔMs with respect to circuit
imperfections make them suitable to include system- and
subcircuit-level reconfiguration strategies, without signifi-
cant performance degradation.
In this work, the transistor-level design of a 130-nm
CMOS reconfigurable ΣΔM is presented. The circuit is
intended to cope with GSM/Bluetooth/UMTS requirements in
a direct-conversion receiver. An expandible cascade architec-
ture is used to fulfill the required specifications with optimized
power consumption. CADENCE-SPECTRE simulations are
shown to demonstrate the correct operation of the circuit for the
different standards.
II. MODULATOR ARCHITECTURE
The modulator has been designed to fulfill the require-
ments of a multistandard direct-conversion receiver for
GSM/Bluetooth/UMTS, considering a separate (switchable)
RF section and a programmable baseband section [2]. The
required modulator effective resolution was extracted from an
iterative simulation-based procedure, realized in MATLAB/
SIMULINK [5], considering the propagation of the different
standard test signals through the receiver front-end. The out-
come is shown in Table I, which lists the modulator specifica-
tions for the different standards covered in this paper [6]. 
An expandible cascade ΣΔM has been selected as the best
suited architecture for those specifications [7]. This cascade
topology comprises a 2nd-order first stage followed by
1st-order stages, and can be easily extended to build a ΣΔM of
a generic order  by simply adjusting the number of 1st-order
stages. In order to find out the best ΣΔM architecture that ful-
fills the specifications in Table I with the less power consump-
tion, a large number of modulator topologies (univocally
described by , the oversampling ratio, , and the number of
bits of the last stage, ) has been compared in terms of their
estimated power consumption, considering the impact of main
circuit error mechanisms and technology parasitics. The selec-
tion procedure —described in [6]— led us to the expandible
cascade Switched-Capacitor (SC) ΣΔM shown in Fig.1, which
can be reconfigured, using the  and  control signals
(see Fig. 1) for each standard as follows:
• GSM: ,  and 
• Bluetooth: ,  and 
• UMTS: ,  and 
The former issues can be handled at circuit level, by reconfig-
uring the last stage of the expandible cascade to either 1-bit or
2-bit, and by dividing the master clock frequency (80MHz) by
a factor 2. In addition, the same sampling capacitor (0.25pF) is
used for all cases, thus eliminating the need for switchable
capacitor arrays at the modulator front-end [6]. The integration
capacitor of the fourth stage is though modified from 0.5pF in
Bluetooth to 0.25pF in UMTS, in order to have a loop gain
equal to one at this stage and make the implementation of the
multi-bit quantizer easier.
The modulator-level specifications have been mapped onto
†1.  This work has been supported by the Spanish Ministry of Science and Education
(with support from the European Regional Development Fund) under contract
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TABLE I. MODULATOR SPECIFICATIONS.
GSM Bluetooth UMTS
Effective resolution 13bit 11bit 9bit
Bandwidth 200kHz 1MHz 4MHz
L
L M
B
GSM SB
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L 4= B 1= M 20=
L 4= B 2= M 10=
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building-block specifications using statistical optimization for
design parameter selection, and compiled equations (capturing
non-ideal building block behaviour) for evaluation. This proc-
ess is fine-tuned by behavioral simulation using SIMSIDES
[8]. In this process, the worst cases for speed and for thermal
noise are considered. The results of this sizing process are sum-
marized in Table II. These specifications define the starting
point for the electrical sizing of the building blocks, which is
described in the next section.
III. DESIGN OF THE BUILDING BLOCKS
A. Amplifiers
All amplifiers in the ΣΔM use a folded-cascode topology,
since the required DC gains are not high, whereas the speed
specifications are quite demanding for UMTS. The four ampli-
fiers (OA1 to OA4 in Fig.1) share the same transistor sizes, with
the only difference being a larger differential input pair in OA2
and OA3 in order to obtain a faster response. This, together with
the use of a reconfigurable bias current for each amplifier and
standard, allows to fulfill the specifications for the different oper-
ation modes. The differential input pair of the folded-cascode
amplifiers uses pMOS transistors in all cases, what affects
power consumption but enables to cancel their body effect in
order to reduce the impact of substrate noise coupling [9]. The
use of minimum-length transistors has been avoided in the input
pair and in the current mirrors to limit  noise and mismatch-
ing.
Table III summarizes the electrical parameters for each
standard obtained after full sizing of the amplifiers, together
with their corresponding bias currents. Results correspond to
the worst-case value of each individual parameter obtained
from a corner analysis, considering fast and slow device mod-
els,  variation in the 3.3-V supply and temperatures in
the range . Note that the electrical results in
Table III cover those obtained in the high-level sizing of the
ΣΔM (Table II), with the main difference being the value of the
equivalent integrator loads, which are finally considerably
smaller than originally estimated.
Besides, special attention has been paid to the non-linearity
of the amplifier DC gains. This effect is originated by the vari-
ation of the amplifier output impedance when its output voltage
swings. This translates into a dependence of the open-loop DC
gain on the output voltage, so that the DC gain reaches its maxi-
mum at the central point and decreases as the output approaches
the rails. In order to accurately account for this non-linearity in
behavioral simulations, we have resorted to a table look-up pro-
cedure using amplifier DC curves obtained by electrical simu-
lation, whose data are included in behavioral simulations
through a fast-convergence iterative procedure [10].
Figure 1. SC schematic of the reconfigurable cascade ΣΔM.
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TABLE II. HIGH-LEVEL SIZING OF THE MODULATOR.
Standard Integs.
Amplifiers Comparators
Input Noise
( )
DC gain
(dB)
Eq. load
(pF)
GB
(MHz)
SR
(V/μs)
Hyst.
(mV)
Offset
(mV)
GSM
#1 55.4 57.9 3.51 21.1 90.4
30mV 40mV#2 55.4 57.9 5.67 13.1 88.9
#3 85.0 58.1 5.67 8.6 36.1
Bluetooth
#1 28.3 55.7 3.51 93.4 271.2
30mV 40mV#2 28.3 55.7 5.67 57.9 266.8
#3 30.0 54.0 5.67 49.6 108.5
#4 30.0 54.0 5.67 49.6 108.5
UMTS
#1 15.8 50.0 3.53 193.9 628.6
30mV 40mV#2 15.8 50.0 5.70 120.2 621.6
#3 25.6 53.3 5.70 316.4 324.9
#4 25.6 53.3 16.15 111.7 173.7
nV/ Hz
1 f⁄
TABLE III. WORST-CASE RESULTS FOR THE AMPLIFIERS.
GSM Bluetooth UMTS
OA1 OA2-OA3 OA1 OA4
OA2- 
OA3 OA1 OA4 OA2 OA3
DC gain (dB) 61.6 64.2 62.7 64.6 58.8 57.3 59.9
GBW (MHz) 244 143 183 105 130 326 102 251 232
Phase margin (º) 72 76 72 79 76 72 84 76
Slew rate 
( ) 253 102 144 80 85 474 141 352 289
Eq. cap. load 
(pF) 0.64 1.33 0.63 1.14 1.32 0.64 2.15 1.34
Output swing 
(V) 1.83 1.92 2.1 2.01 1.40 1.02 1.21
Input cap. (pF) 0.29 0.44 0.29 0.43 0.30 0.45
Output cap. (fF) 31 38 29 39 31 39 24
Input eq. noise 
( )
11.8 10.4 13.6 11.0 10.5 7.8 8.2
Bias current 
( ) 28 24 16 20 52 80 66
Power cons. 
(mW) 2.32 1.99 1.32 1.65 4.31 6.63 5.47
V μs⁄
 ±  ±  ±  ±  ±  ±  ±
nV Hz⁄
μA
10%±
40ºC– +85ºC,[ ]
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B. Capacitors
All integrators in the SC ΣΔM use 0.25-pF sampling
capacitors. This value has been fixed considering the trade-off
between the modulator operation for GSM —in which thermal
noise and mismatch†2 can seriously limit the required resolu-
tion (13bit)— and that for UMTS —in which the required
bandwidth (4MHz) in combination with large capacitive loads
at the integrators can seriously impact power consumption.
Capacitors use metal-insulator-metal (MiM) structures
available in the intended technology, which allows thin
inter-metal oxide between the two top metal layers. They
exhibit a good matching (0.097%), very small bottom-plate
parasitics (4.6%) and a variation of the nominal capacitance of
. The fully-differential implementation of the reconfig-
urable modulator requires only  unit capacitors.
C. Switches
The design of the CMOS switches has been tackled with
two main considerations in mind. First, the on-resistance heav-
ily affects the integrator dynamic, slowing down its transient
response [10]. Second, the switch on-resistance can be highly
dependent on voltage. The sampling process with such a non-lin-
ear resistance causes dynamic distortion [11] at the ΣΔM
front-end, the more evident the larger the signal frequency.
Among the solutions to these problems, resorting to larger aspect
ratios increases capacitive parasitics, whereas including
clock-boosting [12] increases complexity and diminishes the
robustness of the design.
According to the above considerations, resistances in the
range of  can be tolerated in combination with the ampli-
fier dynamics. In our process, such a value can be obtained
using standard-threshold CMOS transmission gates, with no
need for clock boosters. The sizes of the pMOS and nMOS
devices —  and , respectively— have
been selected to equalize their transconductances, keeping the
resistance of the transmission gate as linear as possible. 
D. Comparators
The resolution specifications for comparators in single-bit
modulator stages are typically not very demanding, with toler-
able offset and hysteresis around 40mV and 30mV, respec-
tively. However, the maximum comparison time must be
around a quarter of the clock period —3ns for the 80-MHz
clock frequency corresponding to UMTS. For this reason, the
latched comparator in Fig.2 has been adopted [13]. It includes a
pre-amplifying stage —which attenuates the impact of com-
mon-mode interferences on the comparator and of kick-back
noise on the integrator—, a CMOS regenerative stage and a SR
latch. A small voltage imbalance at the comparator input is
rail-to-rail regenerated during the positive-feedback comparison
phase, using  as the strobe signal in order to make the latch
react before the integrator output changes at the beginning of .
Monte Carlo and corner analysis have been used to characterize
the comparator after full sizing. Table IV summarizes its
worst-case performance for a 0.2-pF load, with data shown
being the statistical results considering the mean plus 3 sigmas.
E. Multi-bit Quantizer
For the modulator operation in UMTS mode, a 2-bit quan-
tizer is employed at the last stage to convert the 4th-integrator
output into digital (  in Fig.1) and then back to analog
( , ) to close the 3rd-stage loop. The 2-bit A/D/A
converter is implemented with a flash ADC and a resistive-lad-
der DAC, as shown in Fig.3. Comparators in the ADC are sim-
ilar to those used in the single-bit modulator stages (see Fig.2),
but with an extra differential pair at the pre-amplifying stage in
order to operate with fully-differential inputs. The thermometer
code at the comparators outputs is translated into a 1-of-4 out-
put code ( ) that controls the generation of the analog out-
put of the multi-bit quantizer. The resistive-ladder DAC
consists of 6 segments of  (unsalicided  poly) unit
resistors connected between reference voltages 
and , thus providing a differential full scale of
+1.2V with  current consumption.
F. Reconfigurable master bias current generator
The bias currents required for the ΣΔM operation are all
internally generated from a single master current provided by
an external resistor. This current is mirrored and properly
scaled to bias the pre-amplifying stages of the comparators and
the reference voltage generator. The value of the bias current
for the four amplifiers OA1-OA4 is adapted from one standard
to another according to the scheme illustrated in Fig.4.
†2.  Note that only the last-stage coefficients are reconfigurable. Therefore, the influ-
ence of reconfiguration on the mismatch performance is negligible in this design.
15%±
2 17×
260Ω
23.49 0.34⁄ 7.56 0.34⁄
Figure 2. Comparator: (a) Pre-amplifier and latch, (b) SR flip-flop.
(b)(a)
strobe
RSIB v+ v-
vcas
strobestrobe
strobe S
R
on
o
φ
2d
φ1
TABLE IV. WORST-CASE RESULTS FOR THE COMPARATOR.
Hysteresis 0.6mV Offset 35.3mV
Resolution time, LH 2.10ns Resolution time, HL 2.11ns
Power consumption 0.50mW
YSB3,0-1
vDAC+ vDAC-
VDD
Figure 3. 2-bit quantizer at the modulator last stage (UMTS).
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IV. TRANSISTOR-LEVEL SIMULATION RESULTS
The performance of the ΣΔM has been evaluated through
several transient electrical simulations at transistor level in
CADENCE-SPECTRE. Worst-case thermal noise for each
standard has been incorporated to simulations by including an
input equivalent noise source, with noise sequences generated
in MATLAB. Fig.5 shows the modulator output spectra for the
different standards considering a  input tone. Table V
summarizes electrical results, which are in good agreement
with those obtained by behavioral simulation. The power con-
sumption for the analog core of the reconfigurable ΣΔM is
approximately 7.8mW for GSM, 7.3mW for Bluetooth and
20.6mW for UMTS.
CONCLUSIONS
The design of a 130-nm CMOS expandible cascade ΣΔM
for GSM/Bluetooth/UMTS has been presented. The circuit is
reconfigured at both architecture- and circuit-level in order to
optimize the power consumption. Transistor-level SPECTRE
simulations demonstrate a correct performance for all stand-
ards. In the time of writing this paper, the layout of the circuit
− shown in Fig.6 − has been finished and sent for fabrication.
Experimental results will be presented at the conference.
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Figure 4. Reconfiguration of the bias current of an amplifier.
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Figure 5. Modulator output spectrum for a maximum amplitude input 
tone for: (a) GSM, (b) Bluetooth, (c) UMTS.
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TABLE V. MODULATOR SIMULATION RESULTS (0.63VPD INPUT TONE).
GSM Bluetooth UMTS
Behav.
Sim.
(worst)a
a. Worst-case for amplifier parameters (Table III) and maximum thermal noise.
Electr.
Sim.
(typ)b
b. Typ MOS models and worst-case equivalent thermal noise.
Behav.
Sim.
(worst)a
Electr.
Sim.
(slow)d
Behav.
Sim.
(worst)c
c. Worst-case for amplifier parameters (Table III) and max. cap values.
Electr.
Sim.
(slow)d
d. Slow MOS models, max. temperature and worst-case equivalent thermal noise.
SNDR 79.3dB 80.0dB 67.2dB 70dB 56.3dB 56.0dB
Resolution 12.9bit 13.0bit 10.9bit 11.3bit 9.1bit 9.0bit
Bandwidth 200kHz 1MHz 4MHz
Figure 6. Layout of the modulator.
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